

United States Patent [19]

Hemmenway et al.

[11]

Patent Number:

5,580,816

Date of Patent: [45]

Dec. 3, 1996

[54] LOCAL OXIDATION PROCESS FOR HIGH FIELD THRESHOLD APPLICATIONS

Inventors: Donald F. Hemmenway, Melbourne; Lawrence G. Pearce, Palm Bay, both

of Fla.

Assignee: Harris Corporation, Melbourne, Fla. [73]

[21] Appl. No.: 481,116

[22] Filed: Jun. 7, 1995

Int. Cl.⁶ H01L 21/76 [51]

[52] 437/73; 437/247

[58] 437/73

[56] References Cited

U.S. PATENT DOCUMENTS

4,472,873	9/1984	Ko	437/63
5,110,756	5/1992	Gregor et al	437/70

OTHER PUBLICATIONS

Excerpts from Silicon Processing for the VLSI Era by Wolf, et al

Linn, et al "The Growth of Oxidation Stacking Faults and the Point Defect Generation at Si-SiO Interface during Thermal Oxidation of Silicon" from J. Electrochem Soc.: Solid-State Science and Technology, May 1981. Pp. 1121-1130.

Primary Examiner—Trung Dang Attorney, Agent, or Firm-Ferdinand M. Romano

[57] **ABSTRACT**

A method for electrically isolating semiconductor devices in an integrated circuit structure with high field threshold, low defect level regions. The semiconductor structure includes a device layer predominantly comprising lattice silicon with a surface suitable for device formation. Multiple device regions are defined and field regions are defined for electrically isolating the device regions from one another. Dopant species are implanted to create a channel stop adjacent two of the device regions. The implant is of sufficient energy and concentration to impart within the device layer nucleation sites of the type known to result in stacking faults during oxide growth conditions. A thickness of thermally grown silicon dioxide is formed in the field regions by first thermally processing the integrated circuit structure to remove nucleation sites from the device layer and form a minor portion of the field oxide thickness. Subsequently a major portion of the oxide thickness is formed under relatively fast growth conditions.

6 Claims, 5 Drawing Sheets

